1 / 2 · Click to enlarge
74HC112PW,118-NEXPERIA-2V~6V 71MHz 30ns@6V,50pF JK-Type 1 2 4uA TSSOP-16 Flip Flops ROHS
The 74HC112PW,118-NEXPERIA-2V~6V 71MHz 30ns@6V,50pF JK-Type 1 2 4uA TSSOP-16 Flip Flops ROHS by NEXPERIA is a value-for-money logic ic designed for everyday users. It features Manufacturer: Nexperia and IC Type: Flip Flops.
Available Offers
Free Delivery on this order. No minimum order value.
15-Day Easy Returns — hassle-free return & full refund.
Secure Payment — 100% safe checkout with UPI, Cards & Net Banking.
Available Offers
5% Cashback
Pay with UPI & get 5% cashback (up to ₹50) via Razorpay
No-Cost EMI
Available on select bank cards at checkout. 0% interest for 3 months.
Free Shipping
Free delivery on all orders. No minimum order value.
Cash on Delivery
COD available on orders up to ₹5,000 across India.
Quick Specs
Ideal For
About This Product
The 74HC112PW,118-NEXPERIA-2V~6V 71MHz 30ns@6V,50pF JK-Type 1 2 4uA TSSOP-16 Flip Flops ROHS by NEXPERIA is a value-for-money logic ic designed for everyday users. It delivers reliable performance at an accessible price.
Key Specifications
- Manufacturer: Nexperia
- IC Type: Flip Flops
- Output Type: Complementary
- Propagation Delay: 30ns@6V, 50pF
- Trigger Type: Falling edge
- No. of Elements: 2
- Case/Package: TSSOP-16
- Series: 74HC
Why Buy from Pricio?
Pricio sources this product directly, cutting out multiple middlemen. Every order includes free shipping, a 15-day return policy, and secure payment via Razorpay.
74HC112PW,118-NEXPERIA-2V~6V 71MHz 30ns@6V,50pF JK-Type 1 2 4uA TSSOP-16 Flip Flops ROHS. These are the building blocks of digital electronics and are used in everything from basic circuits to complex microprocessors. 74HC112PW,118 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (n active-low CP) set (n active-low SD) and reset (n- active-low RD) inputs. It also has complementary nQ and n active-low Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. It features ESD protection (HBM JESD22-A114F exceeds 2000V, MM JESD22-A115-A exceeds 200V).
Note: Images for reference only.Specifications:
- Logic Family / Base Number: 74HC112
- Propagation Delay: -
- Output Current: -
- Logic Case Style: TSSOP
- Trigger Type: Negative Edge
- Supply Voltage Min: 2V
- Logic IC Family: 74HC
- Operating Temperature Min: -40°C
- Qualification: -
- MSL: MSL 1 - Unlimited
- Flip-Flop Type: JK
- Frequency: 66MHz
- IC Case / Package: TSSOP
- No. of Pins: 16Pins
- IC Output Type: Complementary
- Supply Voltage Max: 6V
- Logic IC Base Number: 74112
- Operating Temperature Max: 125°C
- Product Range: -
Features:
- Standard Pin Configuration
- Low power consumption
- Noise immunity
- Wide supply voltage range.










